National Academies Press: OpenBook

Materials for High-Density Electronic Packaging and Interconnection (1990)

Chapter: APPENDIX A: GLOSSARY OF SOME TERMS AND ACRONYMS USED IN THE REPORT

« Previous: 6 ORGANIZATIONAL, FUNDING, AND POLICY ISSUES
Suggested Citation:"APPENDIX A: GLOSSARY OF SOME TERMS AND ACRONYMS USED IN THE REPORT." National Research Council. 1990. Materials for High-Density Electronic Packaging and Interconnection. Washington, DC: The National Academies Press. doi: 10.17226/1624.
×
Page 105
Suggested Citation:"APPENDIX A: GLOSSARY OF SOME TERMS AND ACRONYMS USED IN THE REPORT." National Research Council. 1990. Materials for High-Density Electronic Packaging and Interconnection. Washington, DC: The National Academies Press. doi: 10.17226/1624.
×
Page 106
Suggested Citation:"APPENDIX A: GLOSSARY OF SOME TERMS AND ACRONYMS USED IN THE REPORT." National Research Council. 1990. Materials for High-Density Electronic Packaging and Interconnection. Washington, DC: The National Academies Press. doi: 10.17226/1624.
×
Page 107
Suggested Citation:"APPENDIX A: GLOSSARY OF SOME TERMS AND ACRONYMS USED IN THE REPORT." National Research Council. 1990. Materials for High-Density Electronic Packaging and Interconnection. Washington, DC: The National Academies Press. doi: 10.17226/1624.
×
Page 108

Below is the uncorrected machine-read text of this chapter, intended to provide our own search engines and external engines with highly rich, chapter-representative searchable text of each book. Because it is UNCORRECTED material, please consider the following text as a useful but insufficient proxy for the authoritative book pages.

Appendix A GLOSSARY OF SOME TERMS AND ACRONYMS USED IN THIS REPORT BiCMOS - an integration of bipolar and complementary MOS devices on a single chip Blind via - a via that terminates only on one side of the board Buried via - a via that terminates on two buried planes CAD - computer-aided design CAM - computer-aided manufacturing Captive production - company in-house component production and consumption, not for outs ide sale CC - chip carrier Chip - diced semiconductor active element to be mounted (bonded) in a package ~ see " die " ~ CMOS - complementary metal- oxide - semiconductor COB - chip on board CPU - central processing unit C4 - controlled collapse chip connection CTE - coefficient of thermal expansion (~) (also see ''ICE" ~ Die - IC chip as cut (diced) from a finished wafer, to be mounted (bonded) in a package t see "chip"] DIP - dual in-line package DRAM - dynamic random access memory (' - real part of dielectric permitt~vity (E '/6O = k) 105

106 (" - imaginary part of dielectric permittivity SO - dielectric permittivity of free space ~ - dielectric constant fused interchangeably with k in the text j ECL - emitter-coupled logic EMI - electromagnetic interference FET - field effect transistor GaAs - gallium arsenide HTSC - high-temperature superconductor IC - integrated circuit I/O - inputs/outp~ts k - relative dielectric constant (if) [used interchangeably with Ej ~ - thermal conductivity MCM - multichip module MLB - mult~layer board MOS - metal-oxide-semiconductor MOSFET - metal-oxide-semiconduc~cr field effect transistor NAND - "not" I' end" (a logic circuit function designation' NMOS - n-channel metal-oxide-cemiconductor NOR - 'snot" tror" (a logic Air Chit function designation) PCB - printed circuit board [used interchangeably with EWE in the text PGA - p in grid array P-g'ass - phosphosilicate glass used for chip passi~ra~ion POP - b~pc~la' dove ce ~ ayer structure (hole-rich layer/electron-rich lay er~hole - rich layer) ~ bars Astor P-H - pi Ted through holes PUB - pro need wi.~ir~5 board fused interchangeably with PCB in the text

107 RIE - reactive ion etching RISC - reduced instruction set computer (or processor) SMA - surface -mount assembly SCM - single chip modules S RAM - static random access memory TAB - tape automated bonding TCE - thermal coefficient of expansion Acts [see "CTE" ~ Via - a conducting through path perpendicular to the plane of the substrate ~ see also blind via ~ NISI - wafer- scale integration

Next: APPENDIX B: SOME INDUSTRY COMPONENT DATA »
Materials for High-Density Electronic Packaging and Interconnection Get This Book
×
Buy Paperback | $48.00
MyNAP members save 10% online.
Login or Register to save!
Download Free PDF
  1. ×

    Welcome to OpenBook!

    You're looking at OpenBook, NAP.edu's online reading room since 1999. Based on feedback from you, our users, we've made some improvements that make it easier than ever to read thousands of publications on our website.

    Do you want to take a quick tour of the OpenBook's features?

    No Thanks Take a Tour »
  2. ×

    Show this book's table of contents, where you can jump to any chapter by name.

    « Back Next »
  3. ×

    ...or use these buttons to go back to the previous chapter or skip to the next one.

    « Back Next »
  4. ×

    Jump up to the previous page or down to the next one. Also, you can type in a page number and press Enter to go directly to that page in the book.

    « Back Next »
  5. ×

    To search the entire text of this book, type in your search term here and press Enter.

    « Back Next »
  6. ×

    Share a link to this book page on your preferred social network or via email.

    « Back Next »
  7. ×

    View our suggested citation for this chapter.

    « Back Next »
  8. ×

    Ready to take your reading offline? Click here to buy this book in print or download it as a free PDF, if available.

    « Back Next »
Stay Connected!